This invention relates to binary dividers for elec tronic watches having an oscillator of a relatively high frequency as the time standard. In conventional elec tronic watches, especially quartz crystal watches, the use of hybrid or bipolar IC precludes the wide distribu tion of such watches due to high power consumption, large size and high cost. By providing a directly coupled logic binary divider formed of COS/MOS (metal oxide semi-conductors in the complimentary symmetry con figuration), the foregoing deficiencies are overcome and it is possible to produce a highly accurate and low cost wristwatch.
SUMMARY OF THE INVENTION
Generally speaking, in accordance with the inven tion, an electronic wristwatch is provided having a time standard oscillator for producing a high frequency sig nal, a plurality of binary divider means connected in a series chain, each of said binary divider means being formed from dual OR-NAND gates and two inverters, said gates and inverters being formed from COS/MOS integrated circuits, and time display means for provid ing time indication in response to the low frequency signal output of said binary divider chain.
A binary divider may be formed from three pairs of N channel MOS transistors, three pairs of P channel MOS transistors and two COS/MOS inverters.
Accordingly, it is an object of this invention to pro vide a divider of low power consumption particularly adapted for use in electronic watches.
Still another object of the invention is to provide an electronic wristwatch of small size and low cost by pro viding a divider formed from a small number of inte grated MOS transistors.
Still other objects and advantages of the invention will in part be obvious and will in part be apparent from the specification. The invention accordingly comprises the features of construction, combinations of elements, and arrange ment of parts which will be exemplified in the construc tions hereinafter set forth, and the scope of the inven tion will be indicated in the claims.
BRIEF DESCRIPTION OF THE DRAWINGS
For a fuller understanding of the invention, reference is had to the following description taken in connection with the accompanying drawings, in which: In a binary divider, the change of logic may be ex pressed in the following equations: to a time display means 2 which includes a pulse motor, a gear train and a dial.
The circuit according to the invention permits the production of an electronic watch, such as a wrist watch, incorporating a relatively high frequency oscil lator but requiring only a minimum of power due to the use of COS/MOS binary counters formed from a min mum number of MOS transistors.
It will thus be seen that the objects set forth above, among those made apparent from the preceding de scription, are efficiently attained and, since certain changes may be made in the above constructions with out departing from the spirit and scope of the inven tion, it is intended that all matter contained in the above description or shown in the accompanying draw ings shall be interpreted as illustrative and not in a lim iting manner.
It is also to be understood that the follwing claims are intended to cover all of the generic and specific fea tures of the invention which, as a matter of language, might be said to fall therebetween.
What is claimed is:
1. An electronic watch comprising time standard os cillator means for producing a high frequency signal; a binary divider chain means connected to said oscillator means for receiving said high frequency signal and for dividing said high frequency signal into low frequency timing signals, said divider chain means including at least one binary divider formed from dual OR-NAND gates and first and second inverter means formed from COS/MOS integrated circuits, each said OR-NAND gate including a source of voltage; a ground; a pair of first P channel MOS transistors (1a, 1b) having their respective source electrodes connected in common to said source of voltage; a pair of second P channel MOS transistors (2a, 2b) having their respective source elec trodes connected respectively to the drain electrodes of said pair of first P channel MOS transistors (1a, 1b); a pair of first N channel MOS transistors (3a, 3b) having their respective drain electrodes connected together and connected to a common connection of the respec tive drain electrodes of said pair of second P channel MOS transistors (2a, 2b); and a pair of second N chan nel MOS transistors (4a, 4b) having their respective drain electrodes connected together and to the com mon connection of the source electrodes of said pair of first N channel MOS transistors (3a, 3b), the respective source electrodes of said pair of second N channel MOS transistors being connected together to said ground, the gate electrodes of one of said second P channel MOS transistors (2.a) and one of said first N channel MOS transistors (3b) being connected to gether to define a first input, the gate electrodes of one of said first P channel MOS transistors (1a) and the other of said first N channel MOS transistors (3.a) being connected together to define a second input, the gate electrodes of the other of said first P channel MOS transistors (1b) and one of said second N channel MOS transistors (4b) being connected together to define a third input, the gate electrodes of the other of said sec ond P channel MOS transistors (2b) and the other of said second N channel MOS transistors (4a) being con nected together to define a fourth input, the common duce the power consumption of the arrangement. In-65 connection between the respective drain electrodes of verter Ia is connected in the reset line to apply a reset signal to the divider circuits Fn, ... F, when the switch SW is closed. The output of the divider chain is applied the pair of first N channel MOS transistors (3a, 3b) and the pair of second P channel MOS transistors (2a, 2b) defining an output terminal, said dual OR-NAND gates 3,760,580 S including two of said OR-NAND gates, a single pair of said first P channel MOS transistors (1a, 1b) and a sin gle pair of said second N channel MOS transistors (4a, 4b) being incorporated in both of said OR-NAND gates, a first divider input being defined by the common connection of the fourth inputs of both of said OR NAND gates, a second divider input being defined by the common connection of both of said second inputs of said OR-NAND gates, the output terminal of one of said OR-NAND gates being connected through said first inverter means to the common connection defin ing the third inputs of both of said OR-NAND gates, the output terminal of the other of said OR-NAND gates defining a divider output terminal and being con nected directly to the first input of said one of said OR NAND gates and being connected through said second inverter means to the first input of said other of said OR-NAND gates.
2. An electronic watch as recited in claim 1 wherein said oscillator means is a quartz crystal oscillator.
3. An electronic watch as recited in claim 2, includ ing an input inverter means connected intermediate said oscillator means and said divider chain means; and reset means connected to at least a portion of the di vider means of said divider chain means for resetting same, and connected to said input inverter means, said input inverter means being disposed in an off state when said portion of said divider means coupled to said reset means is reset. xc ck ck x s:
